

CLAIMS:

1. Continuous-time filter system with self-calibration means, the system comprising a master control unit (36) and a slave unit with at least one slave filter (27.1 – 27.n),
- the master control unit (36) comprising
 - 5 - an integrator (30) having circuit elements (33, C) which match those elements of the slave filter (27.1 – 27.n) that define the slave filter's time constant (τ),
 - a voltage comparator (35) connected to an output (34) of the integrator (30), the voltage comparator (35) providing an output frequency signal (f_{com}),
 - 10 and
 - a phase frequency comparator (PFC; 28) providing a control signal (v) as output signal, the phase frequency comparator (PFC; 28) receiving said output frequency signal (f_{com}) and a reference frequency signal (f_{ref}) as input signals,
 - 15 - the slave unit comprising said at least one slave filter (27.1 – 27.n), the slave filter (27.1 – 27.n) having a control signal input (41) for receiving said control signal (v) thus allowing to calibrate the slave filter's transfer function by influencing the slave filter's time constant (τ).
- 20 2. The system of claim 1, wherein the slave filter is an RC-filter and the control signal (v) is a discrete signal leading to a calibration of the slave filter's transfer function in steps.
3. The system of claim 1, wherein the slave filter is a continuous-time Gm-
- 25 C-filter and the control signal (v) is a continuous signal.

4. The system of claim 1, 2 or 3, wherein the slave filter is an integrated filter.
5. The system of one of the preceding claims, wherein the master control
5 block (36) comprises one transconductor (33) and one capacitor (C) only.
6. The system of one of the preceding claims, wherein the phase frequency comparator (PFC; 28) comprises:
- a loop filter (52) providing the control signal (v) as output signal,
 - 10 - a phase frequency detector (PFD; 53) situated in front of the loop filter (52), the phase frequency detector (PFD; 53) receiving said output frequency signal (f_{com}) and a reference frequency signal (f_{ref}) as input signals,
 - an error signal (x) representing the phase difference between the output
frequency signal (f_{com}) and the reference frequency signal (f_{ref}) being fed by
15 the phase frequency detector (PFD; 53) to the loop filter (52).
7. The system of one of the preceding claims, wherein the master control unit (36) comprises a switch (39) being controllable by a signal (V_S).
- 20 8. The system of claim 7, wherein a logic circuit (40) is employed in order to provide the signal (V_S) and the reference frequency signal (f_{ref}), both signals (V_S) and (f_{ref}) being derived from a clock signal (CK).
9. The system of one of the preceding claims, wherein a DC voltage (V_B) is
25 applied to an input (32) of the integrator (30).

10. The system of one of the preceding claims, wherein the integrator (30) has a transconductance (G_m) that can be tuned by varying
- a threshold voltage (V_{th}) being applied to an input of the voltage comparator (35), and/or
 - a DC voltage (V_B) being applied to an input (32) of the integrator (30), and/or
 - the frequency (f_{CK}) of a clock signal (CK).
11. The system of one of the claims 1 through 9, wherein the integrator (30) has a transconductance (G_m) that can be tuned by varying an input clock frequency (f_{CK}) of a clock signal (CK) while keeping a threshold voltage (V_{th}) being applied to an input of the voltage comparator (35) and a DC voltage (V_B) being applied to an input (32) of the integrator (30) unchanged.
12. The system of one of the claims 1 through 9, wherein the integrator (30) has a transconductance (G_m) that can be tuned by varying a DC voltage (V_B) being applied to an input (32) of the integrator (30) while keeping a threshold voltage (V_{th}) being applied to an input of the voltage comparator (35) and the reference frequency signal (f_{ref}) unchanged.
13. The system of one of the claims 1 through 9, wherein the integrator (30) has a transconductance (G_m) that can be tuned by varying a threshold voltage (V_{th}) being applied to an input of the voltage comparator (35) while keeping a DC voltage (V_B) being applied to an input (32) of the integrator (30) and the reference frequency signal (f_{ref}) unchanged.
14. The system of claim 1, wherein the master control block (36) comprises a voltage-to-current converter (VCC; 60) and/or a programmable resistor array (PRA) and/or a programmable capacitor array.

16

15. Telecommunication system, video-signal processing system, or disk driver system comprising a system in accordance with at least one of the claims 1 through 14.

5